A Low-Overhead Reconfigurable RISC-V Quad-Core Processor Architecture for Fault-Tolerant Applications

نویسندگان

چکیده

Radiation can affect the correct behavior of an electronic device. Hence, microprocessors used for space missions need to be protected against fault. TMR (Triple modular redundancy) is mitigating various kinds faults in circuit. Although provides excellent level reliability, it takes a large area and suffers from high power consumption. To reduce overheads DMR (double used. The approach significantly reduces resource overhead but also performance by imposing timing penalty. Various methods have been proposed since incarnation DMR, still challenging issue. this work, new based reconfigurable quad-core RV32IM processor architecture fault-tolerant applications. Depending upon environment operation application sensitivity, designed reconfigured work either normal mode or mode. novelty that feature makes energy-efficient optimally using all four cores provide results. computing Verilog HDL(Hardware Description Language) synthesized on 32nm CMOS (Complementary Metal-Oxide Semiconductor) process technology node Synopsys Design Compiler EDA (Electronic Automation) tool. Compared unprotected design, synthesis tool reports -21.75% reduction with time penalty +9.96% +17.89% approach. state-of-the-art system, design achieves -2.26% low its reliability intact as DMR. Further, prototyped tested FPGA (field-programmable gate array) fault-injection SEM (soft error mitigation) IP core.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FPGA prototyping of a RISC processor core for embedded applications

Application-specific processors offer an attractive option in the design of embedded systems by providing high performance for a specific application domain. In this work, we describe the use of a reconfigurable processor core based on an RISC architecture as starting point for application-specific processor design. By using a common base instruction set, development cost can be reduced and des...

متن کامل

FPGA Implementation of Quad Processor Core Architecture for Concurrent Computing

The Embedded multiprocessor core is a design philosophy that has become a mainstream in Scientific and engineering applications. Increasing performance and gate capacity of recent FPGA devices permit complex logic systems to be implemented on a single programmable device. The Embedded multiprocessors face a new problem with thread safety [5]. It is caused by the shared memory, when thread safet...

متن کامل

A Fault-tolerant Architecture for Automotive Applications

Introduction One of the current trends in the automotive industry is the development of full-authority drive-by-wire (also known as X-by-Wire) systems and their future integration into vehicles [1]. These systems follow the same principles as fly-by-wire systems that are already successfully used in modern aircraft. They integrate functions like steering and braking into a distributed real-time...

متن کامل

Low overhead fault-tolerant FPGA systems

Fault-tolerance is an important system metric for many operating environments, from automotive to space exploration. The conventional technique for improving system reliability is through component replication, which usually comes at significant cost: increased design time, testing, power consumption, volume, and weight. We have developed a new faulttolerance approach that capitalizes on the un...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Access

سال: 2022

ISSN: ['2169-3536']

DOI: https://doi.org/10.1109/access.2022.3169495